Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

implementing DWT and SPIHT compression on FPGA

Status
Not open for further replies.

vjcro

Newbie level 2
Joined
Mar 14, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
DWT and SPIHT in FPGA

Hallo, everybody!

I'm new at this forum and I've been searching for some useful info about implementing a DWT (Haar) and SPIHT compression on FPGA.
I've found some questions, but no answers by now :(

I've read about SPIHT quite a lot, made a MATLAB code... Now I've started to plan VHDL programming, but I don't have much experience so I could use some practical advice regarding FPGAs...

If somebody has experience with this, I would really appreciate some help.

Thanks,
V.
 

UFK

Member level 3
Joined
Mar 8, 2010
Messages
60
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
Pakistan
Activity points
1,728
hiii

do u still need help with SPIHT or have you found a solution already. Maybe i can help
 
  • Like
Reactions: hayfa

    hayfa

    Points: 2
    Helpful Answer Positive Rating

hayfa

Member level 3
Joined
Feb 17, 2006
Messages
61
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,618
i want code matlab for spiht compression

---------- Post added at 19:04 ---------- Previous post was at 19:02 ----------

want code matlab for spiht or ezw compression
 

shakir47

Newbie level 1
Joined
May 25, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
try to break down the coding algorithm into sub parts.
pick out the various processing elements you need like:

block ram memory for storage
state markers/dynamic FIFO for LIS LSP LIP
THRESHOLD GENERATOR
ADDRESS GENERATOR BLOCK
COMPARATORS,ADDERS ETC.

Then design a state table to get a more hardware oriented picture of your algo.
after that simply use an fsm based design strategy as it would be the most easiest one to synchronize the various modules.
i haven't tried spiht but i implemented a modified SPECK compression codec on FPGA and believe me this strategy is the most easiest one as it will give you results in just about a few weeks.

for queries you can sent mails at:
syedshakiriqbal@zhcet.ac.in
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top