Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Implementation of Verilog-AMS in AMS Simulator

Status
Not open for further replies.

Emmanuele

Newbie level 3
Joined
Oct 13, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Geneva, Switzerland
Activity points
1,315
Hi to everybody!
I've just begun learning Verilog-AMS language, and my first concern is the possibility to use the created file in AMS Simulator (in Cadence SPB 16.01).

It's not very clear to me how I can implement a verilogams file in a model; normally I use Design Entry HDL, which theoretically gives the possibility to add parts modeled with Verilog or VHDL.
Nevertheless, I tried to import simple programs (written in a notepad file) using Part Developer, and it gave me plenty of errors.
For example, I tried the first one proposed in the manual:
----------------------------------------------------------
module shiftPlus5(in, out);
input in;
output out;
voltage in, out; //voltage is a signal flow
//discipline compatible with
//electrical, but having a
//potential nature only
analog begin
V(out) <+ 5.0 + V(in);
end
endmodule
----------------------------------------------------------
but I got errors like "Import failed because of an error on line XXX and token 'YYY' in file ZZZ. Correct the input file and reimport."
Any suggestions?

Thank you for the help you'll give me.
Cheers,
Emmanuele
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top