Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Implementation of Digital delay locked loop

Status
Not open for further replies.

blowfish

Member level 4
Joined
Jul 20, 2006
Messages
77
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
INDIA
Activity points
1,829
Hai,



I am doing a DLL design ,can anyone send me some fully/all digital DLL circuits or papers,and websites which show the entire simulation and layout flow for DLL circuits.

I am going to use the VERILOG HDL simulation tool (FPGA ADVANTAGE PRO)..

 

Hi,

which is more preffered a DLL or PLL in industries. I need the advantages and disadvantages between

1. Fully digital DLL
2.Analog DLL
3. MIxed mode DLL.
Compare and contrast about them is required.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top