Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Implementation of 20 Bit Comparator

Status
Not open for further replies.

usamaaslam1

Newbie level 6
Joined
Aug 21, 2009
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,355
HI,

i want to implement a 20 bit comparator in verilog. need its most optimized implementation from which i meant that minimal number of gates are used in the implementation.

Anyone having any idea about it?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top