Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Due to gain-bandwidth product limitation for any amplifier it is usually easier to reduce gain in lower frequencies than increase it on high frequency end in order to get flat response. Different measures can be used: smaller series capacitor(s) at input and output circuits, adjusting biasing inductor(s), designing high-pass matching circuit etc. Designer must chose the best way in each individual case, there is no universal solution. First of all check the layout for parasitic components. Often it may help the most. After that you may tune the circuit components keeping in mind their SRF.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
