Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Impedance changes with input power in layout simulation (ADS)

Status
Not open for further replies.
S

simazafrani

Newbie level 6
Joined
Feb 24, 2009
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,368
Hi...

I'm doing multistage rectifier....
During schematic simulation...measured output current (I) and voltage (V) are good...(all the impedance/resistance value are remain the same for different input power). However, the same circuit (same component but now with the layout)...the measured output I and V showed that the load impedance now changes based on input power...the higher the input power is, the higher the impedance value...

I'm doubt about how to define the efficiency of the circuit? :roll:
based on measured I and V or stick to original resistance value...
FYI, the output is the component of 200kohm resistance.

thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top