Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

im in need of help here

Status
Not open for further replies.

freakrepublic

Newbie level 4
Joined
Jan 12, 2007
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,334
hi ppl, freakrepublic here, please help me with these two problems for gods sake

design a digital lock. assume tow push button switches ,A and B are available that output a single pulse each activation the tow switches are interlocked mechanically so that simultaaneous pulses are not possible the lock shuld have the follwing features :
a-The opening sequnce is AABABA
b-Three B pulses should give an absolute rest.
c-any incorrect use of the Aswithch will cause an out put to ring a bell to warn that the lock is being tampered with


2)
desing the circuit whose block digram is shown in figure 10.p1 (morris mano hardware design) using decoders ,counters,multiplexers,flip flops s-R and so on
the circuit has as input aclock and four select lines
the select lines determine the number by which the input clock
frequecy is divided the output is clock divided by the select
line value if F is the frequncy of the input clock and
D is the binary value of the select lines the output frequency
.F. is f/(D+1).

IF U CAN HELP WITH ANY OF THE PAST TWO PROBLEMS PLEASE DO SO.

Salam
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top