IIR filter design in verilog

[zain5]

Hi.I am implementing a Low power IIR filter in verilog,I have to discard the extra bits that comes at the output due to feedback.when the extra bits are discarded filter characteristics will some how get changed?give me any suggestion about specifications so that my filter response is stable and not very much affected