Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ignore instance by layout extraction

Status
Not open for further replies.

Junus2012

Advanced Member level 5
Joined
Jan 9, 2012
Messages
1,552
Helped
47
Reputation
98
Reaction score
53
Trophy points
1,328
Location
Italy
Activity points
15,235
Hello,

I use the iprobe that break the feedback loop of the amplifier in my design to perform the stability analyses,

Now I am doing the layout, but don't know how to make the iprobe ignored by the layout so I can pass the LVS, then later I will be able to use this probe for my post-layout simulation.

Thank you in advance

Best Regards
 

It doesn't work like this. You can place lvsres and use it terminal as probe or add pins and place probe over your block. There might be more sophisticated solution as well.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top