Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

IGBT Gate Driver PCB layout to minimize Ground Loops:

Status
Not open for further replies.

adnan012

Advanced Member level 1
Advanced Member level 1
Joined
Oct 6, 2006
Messages
468
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Visit site
Activity points
4,923
Hi,

I want to discuss the layout issues for high power IGBT / Modfet gate drivers.

https://www.eetimes.com/document.asp?doc_id=1279083&page_number=1

There are two grounds -HV and VEE. What is purpose of these two different connections?

Top node of capacitor c2 is connected to the emitter of the IGBT. Is it necessary to use cpacitor?

At which point , 18 VDC ground should be connected?
 

Attachments

  • avago4a.gif
    avago4a.gif
    17.8 KB · Views: 259
  • avago4b.gif
    avago4b.gif
    25 KB · Views: 268

a) regarding the two grounds: the HV- isn't necessarily a ground, but is the negative voltage in the differential couple: HV+ and HV-.so these two points could be at any given potential in relation to GND/Vee or earth. the Vee voltage is simply the ground of the driving circuit, in the given topology the driver is floating in relation to the IGBT's emitter so the Vee can have a negative voltage for a stronger discharge of the gate (via C2).
b) top node of C2: it is not necessary to use capacitors. you can use the bjt driver without C1 and C2. it might degrade your common mode immunity.
c) 18V ground: the way i understand the circuit, the 18V ground is the Vee.

hope it helps :)
 

I think there are some unclear points in the circuit description.

"+18V/VEE" is a dual supply which should be specified as voltages relative to HV-, e.g. +12/-6V. More important the supply must not be allowed to float relative to HV-, it must be fixed by some means. Either the voltages are supplied by a dual DC/DC converter, or the offset to HV- is fixed by zener diodes or resistors.

The dual gate driver supply should surely have bypass capacitors. Limits for circuit inductance are commanded by the intended switching speed
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top