Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] I want the Vhdl code(behavioural modelling) for IC 74196

Thread starter sunilspecialist
Start date May 3, 2013

Status: Not open for further replies.

May 3, 2013

#1

S

sunilspecialist

Newbie level 1

Newbie level 1

IC-74196 i.e. 4-bit asynchronous decade counter with /2 and /5 sections, load and reset..

Status: Not open for further replies.

Similar threads

A
VHDL code to that make text on lcd
- Started by aiman89
- Nov 15, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
M
[SOLVED] Delaying the output by 2 clock cycles in FSM in VHDL
- Started by metamisers
- Aug 2, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
R
[SOLVED] VHDL code "skip" a line in write procedure
- Started by Raeiu
- Jan 19, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
K
Handling large vectors in VHDL?
- Started by KrishKrishnaa
- Aug 7, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top