Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

I/S/E5.1 error: can include constants.v

Status
Not open for further replies.

hqqh

Full Member level 4
Joined
Feb 7, 2002
Messages
195
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,298
Activity points
1,602
I/S/E5.1 problem

hello,

i'm using I/s/e5.1 to synthesize my verilog code. but every time there is an error message: "can't include constants.v".
This is an verilog file, that should be included in the file top.v.
constants.v is already added to the project.
I really dont know, where the problem is.
Please help.

Thanks in advance.
 

leonqin

Full Member level 4
Joined
Nov 7, 2001
Messages
238
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,298
Location
China
Activity points
1,763
try to remove the constants.v from projetc
 

Nobody

Full Member level 3
Joined
Oct 4, 2001
Messages
165
Helped
9
Reputation
16
Reaction score
7
Trophy points
1,298
Location
Formosa
Activity points
1,593
you can use C style header .
`ifdef CONSTANT
<leave here empty >
`else

`define CONSTANT
<put your constant.v content here>
.
.
.
`endif
 

it_boy

Full Member level 3
Joined
Jul 18, 2002
Messages
173
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
1,261
This can even be a problem with the path of the constants.v file. If you have the source files in a saperate folder than the xilinx project directory, try put the constant.v file in the project directory.
 

maestor

Full Member level 3
Joined
Feb 21, 2002
Messages
163
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Location
España
Activity points
1,888
Hi,

I am not very used to synthesize with I/S/E but I think, and correct me if I am wrong, that when you create a project and add your source files *.v or *.vhd then asks you if the file is either a package or a module or ... I guess you have added your packages properly. Are they at the top of the list?
If so as soon as you add the top module you should get question marks in components which are instantiated and not added yet. If you add the 'constants.v' then the question mark in that file will dissapear.
'constants.v' sounds like a package, if so add it like a package (at the top) and I would advise you to change the naming in your files and use something like pkg_<name_ design>.v for them.
Then synthesize it (maybe this is what you were doing)

Did you compile your files before you synthesized them? Maybe is a compilation error, M@delsim is the tool you need, if you don't have it there is a free version (slow like hell) that you can download from their site.

I hope it helps, good luck,
Maestor
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top