Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If you plot the Phase of each Carrier in HB ( or PSS) analysis , you can see the Phase Error.
But since the circuit is symmetric and same components are used, there won't be any Phase Error.( depends on layout topology)
Phase Discrepancy comes generally layout mismatch or process mismatches.Errors can be seen from extracted view.