I/O thermal power disspation error (Altera Power analyzer)

Thread starter chikaofili
Start date Nov 18, 2011

Status: Not open for further replies.

Nov 18, 2011

chikaofili

Junior Member level 3

Hello

I used the VCD file from my Testbench.

My Testbench has 2 Ram instantiations and my top module instantiation. The two rams act as an external memory.

I used the VCD file for my power analyzer tool

My result makes no sense to me

Power dissipated for I/O thermal: 2574mW

I am only using 139 pins.

When I dont use a VCD file, and I set the toggle rates to be 50% for all pins ( I assumed 50% is the highest)

Power dissipated for I/O thermal: ~100mW

I attached the Results as well.

I am not sure what I am doing wrong.

Attachments

Status: Not open for further replies.

Similar threads

H
Altera DE2-115 SDRAM byte enables
- Started by hexaeder
- Mar 18, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
A
PCIe power supply in FPGA
- Started by aminpix
- Oct 31, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
Signal I/O standard for GTH and GTR
- Started by engr_joni_ee
- Aug 28, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
N
Launch Simulation Error in Vivado
- Started by Natasha_
- Nov 23, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
The reason of Verilog signed math calculation error
- Started by EDA_hg81
- Sep 17, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design