I need L-edit TANNER software

Status
Not open for further replies.

fasto2008

Member level 4
Joined
May 24, 2008
Messages
76
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Usa
Activity points
1,845
Hello,

I need L-edit TANNER to implant design rules for technology MOSIS,process TSMC 0.18µm CMOS.
Thank you for your help.
 

l-edit tanner

You can download the free student vision from the Tanner website.
 

tanner l edit

i downloaded Tanner Version 12.12 DEMOS that is for TSMC process 0.25µm.
But i want another version for TSMC 0.18µm.
is there any webs ?
thanks a lot for your help.
 

l-edit

Tanner v13 support 3D layout extract ..

but SPR still use EDIF
no verilog netlist input Place& routing
 

l-edit tanner download

Tanner v13 support 3D layout extract ..

but SPR still use EDIF
no verilog netlist input Place& routing
I don't understand :'' SPR still use EDIF no verilog netlist input Place& routing''
thanks a lot for your help
 

tanner l-edit download

I've downloaded tanner tools v12.
but, it is very very limited.

and about design rule, I think it is a lil bit hard to get.
coz it is some of confidential.
 

tanner l-edit

Thanks for your information
but in our life especially in the field of scientific research there is no confidential things.and if you are true,why we communicate with forum ?
Also 0.18 µm is not a new technology.
I am a researcher at the laboratory microelectronic in the Faculty of Sciences ,if you have any question ,just write.
 

download tanner tools

as I remember , in Linux eda enviroment (RHEL) , we usually use Laker /Virtuso ., we never use Windows base layout tool , Tanner can be use just for small company or student ,

many foundry (Fabs) support DRC/Lvs command file only dracula/calibre or tech file , not for
ledit , you need write it by yourself , just like Korea EDA mychips ( windows OS base fully layout tools just like Ledit)

in cell base design (digital circuit design) , we only use "verilog netlist "

from RTL -> logic synthesis (Synopsys tool) ->
gate level verilog netlost

and P&R in Linux workstation , usually > 100K gate
, ledit SPR not support "verilog" netlist .
maybe some tool can convert Verilog-to-EDIF
but , I hope Ledit SPR can support verilog format in the future .
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…