Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My experience is that it is best to simulate the effects of finite word length. Calculate various sets of ideal filter coefficients. Then select those sets that have least rounding errors.
Simulate the filter with normal and worst-case input, using the rounded coefficients and with the word length of your target architecture!
This gives a pretty good impression of the reliability.
Best thing is to search in astalavista.com u have got some good stuff toooooooo to get they do have a lot of resources for books and education .u may want to try checking out there
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.