Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

I have a problem with region 3 in cadence!

Status
Not open for further replies.
W

whitewiz

Member level 3
Joined
Oct 12, 2006
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
LA
Activity points
1,752
Region 3 in cadence

For cadence schematic simulation, I used a bipolar transistor(BJT) for low noise amplifier design and simulated in DC analysis.

BJT is always working in region 1 or region 3.

I am so wondering region 3 is saturation region or breakdown region.

I attach the picture for your consideration.

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top