HSYNC and VSYNC in HDMI out port of Zedboard

Thread starter rafimiet
Start date Apr 30, 2018

Status: Not open for further replies.

Apr 30, 2018

rafimiet

Member level 5

I read some user guides about HDMI out port. They provide the detail about total frame size, for given frame rate, given actual image size. But I want to know following:
1. For how much time H_SYNC/V_SYNC remains high?
2. Back porch?
3. Front Porch?
Can some one reply for the same?

Status: Not open for further replies.

Similar threads

A
Direct connection of FPGA (spartan-6) to HDMI connector
- Started by aminpix
- Jan 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
A
Read multimedia from MicroSD and display on HDMI
- Started by aminpix
- Jan 11, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
A
Generating HDMI output with FPGA
- Started by aminpix
- Nov 28, 2022
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
B
Port is not connected when using top module
- Started by Boris.b
- Jan 22, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

HSYNC and VSYNC in HDMI out port of Zedboard

rafimiet

Member level 5

Similar threads

Privacy & Transparency

Privacy & Transparency