Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

hspice & hsim gets different simulation results

Status
Not open for further replies.

iamxo

Full Member level 4
Joined
Mar 22, 2006
Messages
225
Helped
16
Reputation
32
Reaction score
4
Trophy points
1,298
Location
Southeast Asia
Activity points
2,493
I'm simulating an 1k SRAM, with spice netlist.

At first, I use hsim(due to its high speed) and get the expected result.

However, when I change the tool to Hspice(more accurate than hsim), the result was totally wrong. the input clock to the SRAM through the driver buffer is no clock waveform, just waveform like steps.
but I find that the hspice converges successfully.

So, anyone meets the same problem or like that?? Give some advice or explainations, I have searched in google and gets nothing useful.

Thanks in advance.
 

hsim has different levels of optimisation, making the results less accurate, the more you optimise. Try running with no optimisations, and see what result you get. It will be slower of course.
 

jbeniston said:
hsim has different levels of optimisation, making the results less accurate, the more you optimise. Try running with no optimisations, and see what result you get. It will be slower of course.

Thanks, in my simulation, the optimization is little, so I got the same result after omiting the options.

Someone said the version of the hspice maybe the reason because I use tsmc90nm process, is it possible??

Added after 5 hours 53 minutes:

I find the problem, it's due to the clock input terminal, where a reverse connected diode is put between clock and gnd.

Does this cause the problem as I first posted?
 

The reverse biased diode is probably an antenna diode. It shouldn't be an issue in my opinion.

If the clock waveform is completely out of whack, I would suspect some thing more basic like some input pins floating etc. Hsim automatically assumes that inputs that are not driven by an input stimulus and left floating are at '0' where as hspice makes no such assumptions.
 

apallix said:
The reverse biased diode is probably an antenna diode. It shouldn't be an issue in my opinion.

If the clock waveform is completely out of whack, I would suspect some thing more basic like some input pins floating etc. Hsim automatically assumes that inputs that are not driven by an input stimulus and left floating are at '0' where as hspice makes no such assumptions.

Thank you, apallix. but in my sram circuit, no input is floating during simulation.
 

I found the problem.

It's due to the antenna diode in my circuit, which is not found in my model file.
The simulation is correct when I get rid of the antenna diode from my circuit.

~~~
Thanks all for your help.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top