Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

HSPICE dynamic power simulations BSIM CMG problem using PTM . alter in multithread

Status
Not open for further replies.

gtaice

Newbie level 2
Newbie level 2
Joined
Jul 9, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
31
Hello
I'm working with the BSIM-CMG (version 108) from Berkelery university using the PTM modelcards from ASU to simulate multigate transistors and I have a couple questions that probably somebody have come across.

First, in the BSIM-CMG model there is a parameter called GEOMOD, which allows to select double, triple(FinFET) an quadruple gates. So my understanding is that to change from one geometry to another we only have to modify this parameter. Is that correct?

Another question is that I am simulating a chain of ripple carry adders using these transistors for 8bit adders. First, I have simulated the 1bit adders and everything is working OK.
Then I add ten .alter statements including different vectors with 50 transitions in each of them to obtain a good amount of samples. The problem is that if I do individual simulations of each vector the results are different than if I just run the entire netlist. How can I avoid the interaction between .alter statements?
I am running multithread hspice -hpp -mt 16 netlist.sp
Does this have any influence?

Finally I am having some problems measuring the dynamic power for 8bit carry chain (I am using two types of full adders, the 28T and another one using only 10T, which operates with voltage drops). As I stated the 1bit adders are working properly but when I increase the size of the chain the measured power is around 10^-2 or even 2W for the 10T adder. I have no clue where this can come from because it doesn't seem a convergence problem because hspice gives a solution.

Any help will be most welcomed :)
I include one of the netlists that I use to simulate 1bit adder


Code dot - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
.tran 1p 100n
+ RUNLVL=3
+ NOMOD
**Convergence solvers
+ ABSMOS=1e-12
+ METHOD=GEAR
+ SYMB=1
+ ITL4=100
****************** Models **************
.hdl "../code/bsimcmg.va"
.include "../modelcard/lstp/7nfet.pm"
.include "../modelcard/lstp/7pfet.pm"
.lib "../modelcard/param.inc" 7nm
***************** --- Subcircuits --- ************************
.include "../ctos/28t_fin.sp"
.include "../ctos/buf_fin.sp"
******************* Voltage Sources *********************
v0 vdd! 0 dc=vdd
************** --- Instances and fo4--- ******************
xcto0 a0 b0 cin co sum0 vdd! 0 fin_28t
xloadc co bco vdd! 0 buf
xload0 sum0 bs0 vdd! 0 buf
*************************Measures***********************
.measure p0 avg p(xcto0)
*************************  Vectors  ***********************
vec ./vectors/dyn0_1in.vec
.alter dyn1
.vec ../vectors/dyn1_1in.vec
.alter dyn2
.vec ../vectors/dyn2_1in.vec
.alter dyn3
.vec ../vectors/dyn3_1in.vec
.alter dyn4
.vec ../vectors/dyn4_1in.vec
.alter dyn5
.vec ../vectors/dyn5_1in.vec
.alter dyn6
.vec ../vectors/dyn6_1in.vec
.alter dyn7
.vec ../vectors/dyn7_1in.vec
.alter dyn8
.vec ../vectors/dyn8_1in.vec
.alter dyn9
.vec ../vectors/dyn9_1in.vec
.end

 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top