Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Hsim & ncverilog co-sim error message

Status
Not open for further replies.
P

Peter Chang

Junior Member level 2
Joined
Oct 5, 2006
Messages
21
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Location
TAIWAN
Activity points
1,419
Dear Sir,

I'm running a co-sim by using hsim & ncverilog. Analog circuit is written in spice netlist.
And digital circuit is in verilog. After running, some error message found as below.

Error: parameter "pwr" not found for instance
xsdi_rx_top.xtenbit_sdi_rx_topall.xtenbit_sdi_rx_top.xrx_sdi.xrxpll_yx_sdi.xlcvco_sdi_rx.xi18

Error: parameter "pwr" not found for instance
xtenbit_sdi_rx_topall.xtenbit_sdi_rx_top.xrx_sdi.xrxpll_yx_sdi.xlcvco_sdi_rx.xi18


Error: Netlist compilation failed!

pwr is a build-in function for hsim. Why it doesn't pass the compilation? Thanks

XI18 is a subcircuit as below. It is a varactor, PVAR12_CKT_RF.

XI18 P PUMP PVAR12_CKT_RF L=0.5U W=5U NF=4





Peter Chang
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top