Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How venders will define the values of setup & hold?

Status
Not open for further replies.

sathi.repala

Newbie level 5
Joined
May 6, 2011
Messages
9
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Location
bangalore
Activity points
1,335
Hello,

can any one explain how venders will define the values of SETUP & HOLD.
i mean on which basis?
 

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
348
Helped
176
Reputation
350
Reaction score
170
Trophy points
1,323
Activity points
3,738
They simulate their transistor-level curcuits (flip-flop) in spice simulator, and see for different values of setup/hold if circuit fails or not (data from input passed to output or not).
 

sathi.repala

Newbie level 5
Joined
May 6, 2011
Messages
9
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Location
bangalore
Activity points
1,335
They simulate their transistor-level curcuits (flip-flop) in spice simulator, and see for different values of setup/hold if circuit fails or not (data from input passed to output or not).

Hi oratie,
Thank u......


i heard that after fabrication of test chip the setup/hold values are extracted practically. is it true...
and one more question that if the circuit passes for different values, which one will be considerable...
 

mvtejas

Newbie level 2
Joined
Sep 26, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
Hi,

I think, it is both ways. Designers first do the transistor level simulations of their libraries and then compare it with test-chip results to factor in some variation and other stuff.

So, I think to answer your question, it is both.

HTH,
-Tejas
 

ayush717

Newbie level 3
Joined
Jul 25, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,354
Hi ..
Just to add to the above, first when a request for a new technology-node arrives from a customer, the standard-cell library is designed and characterized on CAD for different operating condition ( depending upon the usage/application ). This characterization is "mostly" spice-simulation. Once first set of library is ready, it is further fabricated on silicon through test-chips and parameters are estimated(through dedicated circuits). On the basis of correlation between the CAD value and silicon value, the library is certified to be used in any pilot-project/product.

Correct me if I am wrong.

Cheers,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top