Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to write the power-up block?

Status
Not open for further replies.

dttrinh

Newbie level 2
Joined
Sep 4, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Vietnam
Activity points
1,293
Hi all,

I am writing a DDR controller IP. I need to write a power-up block for this IP.

Power-up block will take care of the initialization process when the power is turn ON.
It means that when the power is ON, Reset_n signal will be kept LOW for 200us, then some loading register process will be done. There are no signals: clk and clk_n. Etc

I don't know how to write its codes, because I can not use the: always (@(posedge clk, negedge reset_n).

I never saw before how to write the power-up block like this.

Could you help me some document or RTL code of this power-up block please?

Thanks alot.
 

putting power in sensitive list a power up block could be written.
use either level or edge depending upon requirement
 

gharuda said:
putting power in sensitive list a power up block could be written.
use either level or edge depending upon requirement
Thanks alot.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top