Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to write a testbench file with tcl?

Status
Not open for further replies.
C

calm

Full Member level 4
Joined
Oct 17, 2005
Messages
216
Helped
9
Reputation
18
Reaction score
4
Trophy points
1,298
Activity points
2,156
how to write a testbench file with tcl?
 

You mean the simulation scripts? You cacn refer to the documents about the verification tools, for example, Cadence NC-sim. there wil be detailed description about it
 

in additional as a script language, tcl is extended in verilog simulator, can monitor and dump signal values.
but drive stimulus to DUT maybe complex.
 

We are so confused with your idea. Could you explain it detail?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top