hassaneldib said:I can see the transistors layouts when designing the layout of a transistor level design. But at the top-level layout design, when i come to connect the designed layouts, i only see empty boxes.
Please, can you tell me how can i view the layout contents of the instances instead of empty boxes?
I tried pressing SHIFT-F but it did not work.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?