Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1) Libraries - zero delay simulation models ...
2) For synthesis netlist you can skip "specify" blocks ...
so check what option to skip the same ... for vcs/modelsim option is +nospecify
3) Top Level HDL need to replaced with netlist ..
2. sdf file with the corner U care
3. simulation modules of layout library
4. if any hard core, simulation model also
5. any processor U used, need the simulation model
6. for ATPG simulation, perhaps U need the hard gate-level netlist, because not all simualtion model provide it.
may i know wht synthesis tool you r using becoz the procedure to do post synthesis simulation differs.if you r using build gate synth we have command write_sdf to write file which is required for post synthesis simulation,whereas if you r using RTL compiler we dont have commands to get sdf file and we need to go for another procedure to do in this case.
i mean you plz specify the wht synthesis tool u r using.
i hope this helps u if so plz dont forget to press help button.
I am not sure of all the responses that you are getting to your question.
After first level synthesis, there are two sorts of verification that needs to be done; functional and timing. Both verification can be done with static verification (ie. non-vector-based) tools.
Static Functional verification can be done with an Equivalency Checking tool like Cadence's Conformal-LEC and Static Timing Verification can be done with Synopsys PrimeTime product.
Dynamic Verification like running on a simulator are time prohbitive and you will have to write the testbench. Morevoer identifying an errors will also take a long time. Static tools like LEC and PrimeTime will allow quicker means to localizing functional or timing problems and without any testvectors.
With same testbench, just provide the netlist as DUT and any simulator like NC, VCS, Modelsim can do the sim. However there are several issues related to signal naming, debug, coverage, speed of sim etc. I cover those issues as part of a Workshop on GLS (Gate Level Sim) soon to be announced in Bangalore. Contact us if interested.