Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to use XST Directed routing constraints

Status
Not open for further replies.

EDA_hg81

Advanced Member level 2
Joined
Nov 25, 2005
Messages
507
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
4,808
xst directed routing

I am wondering the Directed routing constraints as follow is generated by RLOC , etc constraints or it is generated by FPGA editor?

Should I include all them in my code for utilization?

Code:
 constant drtFOO_K1_RIGHT  : string := 
 "{2;1;-7!-1;56800;42552;14;90;132;35;13!0;" &
 "-232;-1323;25!1;-4416;784;2!2;984;1048;0!2;-3415;51!2;3463;-323!3;160;" &
  "-93;4;87;133;12!4;-3296;416;4;84;134;19!5;3296;-688;4;87;132!}";


Thanks for all idea.
 

They are not included in the code. In fact ISE would not recognize that as valid RTL code.
The routing contraints are part of the programming file that is generated by XST.

E
 

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating
I haven't used the directed routing feature, but the Constraints Guide says to use FPGA Editor to extract the route description string (like the example you've shown) from a routed device, and then apply it as a ROUTE constraint the next time you run place-and-route.

The Constraints Guide (I have 9.1i) has two small sections named Directed Routing. Be sure to read them both.

Use this feature sparingly. It's intended for special situations, not for most projects.
 

    EDA_hg81

    Points: 2
    Helpful Answer Positive Rating
Thank you all so much.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top