Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to use strings in VHDL programming?

Status
Not open for further replies.

prafiee

Newbie level 5
Joined
Feb 10, 2010
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,331
hi
how can I use string in vhdl programming?
thanks.
 

string in vhdl

You can only use strings in test benches, not for synthesiable designs.

Strings are only really useful as constants because you have to set the length of them before you use them and they need padding:

signal my_string : string(1 to 6);

my_string <= "Hello"; --this is too short
my_string <= "Hello "; --fits

Best to use a line type - this is a pointer to a string. You can use the write functions to write stuff to it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top