Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You must build your verilog PLI 1st, check the pdf file in $Debussy_Dir\share\PLI
But unfortunately you may need to midify the makefile if you uses visual c++ as compiler.
I attached the pdf doc as your reference.
(README for PLI)
I follow the step.
1.copy makefile.nc ,..
2. set environment variable ARCH=wint
3. modified makefile.nc as it said
4. modified makefile.nc.wint
5 do make -f makefile.nc
but it show" Error makeile.nc 2: command syntax error
Error makeile.nc 5: command syntax error
Error makeile.nc 302: command syntax error
*** 3 errors during make ***
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.