Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You must build your verilog PLI 1st, check the pdf file in $Debussy_Dir\share\PLI
But unfortunately you may need to midify the makefile if you uses visual c++ as compiler.
I attached the pdf doc as your reference.
(README for PLI)