Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to use clock generator IP in EDK12.4

Status
Not open for further replies.

ssc987

Newbie level 4
Joined
May 16, 2009
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,337
hi,
i'm using EDK12.4 to develop an Embedded design. The minimum frequency that microblaze can be given is 50MHz. I'm using viretx-5 ML506 boadr frequency of 100MHz. For my system design i need a frequency of 3MHz. I tried using the clock generator IP with a dedicated dcm module. It is giving the error issued from TCL procedure CLKOUT0 can not be generated (with CLKBOUT) alone from the clock input. The clock input to the clock generator is system_clk_50MHz.

can somebody please help me with the exact procedure to use a clock generator and the dcm module. Thanks a lot..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top