Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to use chipscope in hierarchical design?

Status
Not open for further replies.

tariq786

Advanced Member level 2
Joined
Feb 24, 2004
Messages
562
Helped
67
Reputation
134
Reaction score
52
Trophy points
1,308
Location
USA
Activity points
3,043
I want to observe signals deep in my hierarchical design. For example lets say my design hierarchy is


Top Level
Module A
Module B
Module C
Module D


I am able to see signals at the top level using ICON and ILA cores that i have instantiated at the top level. But how to observe signals in Module D ?

I instantiated new ICON and ILA for module D, but Chipscope only shows ICON and ILA cores for the Top Level module.

I have also tried to add another control port to ICON core at the Top level and connect it to ILA in module D. But i get errors in the translation phase telling me that control port can not be active and tristate at the same time. Control port is declared as wire in the Top Level module and as inout in the Module D.

Please help
 

rberek

Full Member level 6
Joined
May 23, 2007
Messages
339
Helped
98
Reputation
202
Reaction score
83
Trophy points
1,308
Location
Canada
Activity points
4,120
You have to rewrite your lower level modules to bring the desired signals up to the top level. At least that is the only way I've ever been successful at doing it.

r.b.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top