Non AMP

how to upgrade ur model?

Thread starter abdullah gill
Start date Jul 21, 2010

Status: Not open for further replies.

Jul 21, 2010

#1

A

abdullah gill

Member level 1

i m having a problem in upgrading my model from xilinx 10.1 to xilinx 11.1 .... can somebody help me out for this?

Jul 21, 2010

#2

P

permute

Advanced Member level 3

Exact error? Perhaps google knows. often, it is an issue with your PATH environment variable.

Status: Not open for further replies.

Similar threads

S
Image fusion how to implementing on FPGA
- Started by Sanila P
- May 14, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
H
How to store Coco training data set in Pynqz2 board
- Started by hudda
- May 25, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
E
Difference between IBIS and IBIS AMI model
- Started by engr_joni_ee
- Sep 3, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
S
how to set global include in synplify, like vivado "set global include"
- Started by skyworld_cy
- Dec 21, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design