Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to understand the extracted files in cadence?

Status
Not open for further replies.
B

bladewade

Newbie level 4
Newbie level 4
Joined
Aug 2, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,319
After finishing the layout, I extract parasitic capacitance in the layout and get an "extracted" view. But I don't understand how the parasitic capacitance is connected in the circuit. Somebody help me out. Thank you.:smile:
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top