Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to tell the sdf_annotate() which delay it has to annotate my design with?

Status
Not open for further replies.

dirac16

Member level 5
Joined
Jan 20, 2021
Messages
87
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
677
I have written a tcl file and to the link library added only a fast.db file. Now suppose I include a second db file but this time a slow.db to my tcl file. Now in order to simulate the gate-level netlist with sdf back-annotation delays how should I choose the fast or the slow delay I defined in my tcl file for my simulations? I think it has something to do with the "mtm_spec" of the sdf command. Don't know how. Also is there generally any relation between the "mtm_spec" option and the -min -max operating conditions we define by the set_operating_conditions command?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top