Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to synthesis a verilog source into a gate level (generic) netlist in dc_shell?

Status
Not open for further replies.

hcu

Advanced Member level 4
Joined
Feb 28, 2017
Messages
101
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Activity points
867
Hello,

In cadence , there is a way to synthesize the source files in 3 steps like generic gatelevel representation like and, or ,not et., and then into actual cells avaialbe in library

commands are : syn -to_generic

syn -to_mapped

i want to know that, which command is used to synthesis a source into a generic gatelevel representaion in synopsys DC.

thanks
 

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
348
Helped
176
Reputation
350
Reaction score
170
Trophy points
1,323
Activity points
3,732
Just add <DC_installation_dir>/libraries/syn/gtech.db in your target_library and link_library and execute compile.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top