Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to synthesis a GTETCH netlist??

Status
Not open for further replies.

orinoflow

Newbie level 5
Joined
Nov 20, 2010
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,377
hello every one!
I have a gtech netlist and need to implement it on FPGA and on AISC Design. But now I'm not sure about the way I deal with it.
The way I choose is as follows :
Bcz the UDPs are not synthesisable, So I redescript all the UDPs in a synthesisable format. for example :
the original format of a UDP like this :
primitive GTECH_UDP_FD1 (Q, D, CP);
output Q;
input D, CP;
reg Q;

// FUNCTION : DFF

table
// D CP : Q : Qt+1
//-------------------------
0 (01) : ? : 0;
1 (01) : ? : 1;
0 (0x) : 0 : 0;
0 (x1) : 0 : 0;
1 (0x) : 1 : 1;
1 (x1) : 1 : 1;
? (?0) : ? : -;
? (1x) : ? : -;
* ? : ? : -;

endtable
endprimitive

after redescription like this :


module GTECH_UDP_FD1 (Q, D, CP);
output Q;
input D, CP;
reg Q;

always @(posedge CP)

Q <= D;
endmodule

I wonder if there is any other better way to implement a gtech netlist on FPGA or ASIC(Design Compiler)?
 

jpvSoccer

Full Member level 2
Joined
Sep 19, 2010
Messages
124
Helped
40
Reputation
80
Reaction score
37
Trophy points
1,308
Location
Maryland
Activity points
2,055
Hi,

If your netlist is in GTECH format shouldn't you be able to read it into design_compiler and remap it to the target technology?
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top