Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
just decode the counter output to produce a signal that’s active when you hit the maximum, and rig that signal to the reset, maybe “and” it with an actual reset to allow you start it running again. Just describe it in vhdl
Please explain more clearly what starts and stops your counter, and what you mean by not repeating the address.
Are you using VHDL, Verilog, schematic, or something else?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.