Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
just decode the counter output to produce a signal that’s active when you hit the maximum, and rig that signal to the reset, maybe “and” it with an actual reset to allow you start it running again. Just describe it in vhdl