Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to size nmos and Pmos to achieve greater threshold voltage?

Status
Not open for further replies.

mujju433

Full Member level 3
Joined
Jun 2, 2007
Messages
174
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,293
How do u size nmos and Pmos to achieve greater threshold voltage??
 

Re: Sizing ????????????

You don't.

Have a look at the threshold voltage equations, and you don't find W or L in them!

I can tell you how to size text to make it more readable though!:D
 

Sizing ????????????

Actually, threshold voltage may be affected by narrow-width and narrow-length effects.
For short channels, the threshold voltage is reduced due to reduced gate control because of the proximity of the S/D regions to the channel.
For narrow channels, threshold voltage increases due to the fact that the fringing fields from the gate raises the surface potential at the edges of the channel.
Hope it helps.
 

Re: Sizing ????????????

In level 2 equ. for Vt there is no term for L and W but if you look into the higher models of MOS like level 49 or BSIM3 equ there you can see the terms of Weff and Leff, which effects Vt inversly.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top