Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to simulate the PSRR of a delay line in HSPICE?

Status
Not open for further replies.
E

ericzhang

Member level 1
Joined
Feb 23, 2004
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
249
psrr of delayline

The delay line is a differential one with two
output:eek:utp and outn,and i add a sinwave on the
power supply rail,and a pwl wave of the same
frequency as the input signal is used as x-axis,
then no matter either of outp/outn or v(outp,outn)
is showed on the y-axis,the jitter accumulation
result is not good.Anything wrong i did?

Thanks alot!

BR

eric
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top