Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to simulate the offset of a switch-capacitor comparator?

Status
Not open for further replies.

winsonpku

Advanced Member level 4
Joined
Jul 7, 2005
Messages
119
Helped
6
Reputation
12
Reaction score
0
Trophy points
1,296
Activity points
2,351
Dear all:
I designed a switch-capacitor comparator,which is used in the pipeline ADC.
The function of this comparator is right,.but i don't know how to simulate the offset of this comparator.
This comparator is Preamplifer+latch with autozero function.Thanks
 

Re: How to simulate the offset of a switch-capacitor compara

Just intentionally add idea voltage source with finite dc voltage on one of your comparator to simulate the offset of the comparator.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top