Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to simulate settling time of a PLL circuit [hlp]

Status
Not open for further replies.

elec350

Full Member level 4
Joined
Dec 17, 2006
Messages
199
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Location
Iran
Activity points
2,548
hello
how we can analyze and simulate settling time and time responce of a PLL? which software help us?
 

Principle of simulation:
In most cases it is useful to simulate a certain parameter based on its definition. This applies also to the present case. Therefore, make several simulations in the time domain to find an incoming frequency which enables lock within one period of the beat frequency. Then, you simply can read the time until lock has occured.

Simulation programs: If you want to simulate on parts level you can use any of the known software packages - mostly based on the SPICE kernel.
I personally prefer simulation on a block system level. In this context, I like VISSIM as it is easy to use and powerful (VISSIM.com).
 

    elec350

    Points: 2
    Helpful Answer Positive Rating
to know the settling time plot the control voltage while simulating in time domain and see at what time it stabilises.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top