Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to simulate an analog DAC??

Status
Not open for further replies.

calliste

Junior Member level 3
Joined
Jun 14, 2007
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,463
Hi every body,
I have designed a 10 bits DAC with cadence schematics, and I want to obtain its INL and DNL. How can I do this quickly?? is it possible with Cadence or Do I need To use other software???

thanks a lot for your help.
 

all you have to do is increment the input sequence
of the input for example 3-bit adc (000-001-010.....
and draw the output
 

calliste said:
Hi every body,
I have designed a 10 bits DAC with cadence schematics, and I want to obtain its INL and DNL. How can I do this quickly?? is it possible with Cadence or Do I need To use other software???

thanks a lot for your help.

scan you pattern.
 

Being 3-bit You canget results by manual inspection of output... but say for higher number of bits... get the difference between ideal and actual outputs and process with matlab...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top