Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to simulate an analog DAC??

Status
Not open for further replies.

calliste

Member level 1
Joined
Jun 14, 2007
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,475
Hi every body,
I have designed a 10 bits DAC with cadence schematics, and I want to obtain its INL and DNL. How can I do this quickly?? is it possible with Cadence or Do I need To use other software???

thanks a lot for your help.
 

mahgoub

Full Member level 1
Joined
Oct 26, 2007
Messages
95
Helped
8
Reputation
16
Reaction score
6
Trophy points
1,288
Activity points
1,690
all you have to do is increment the input sequence
of the input for example 3-bit adc (000-001-010.....
and draw the output
 

northeast1

Full Member level 2
Joined
Jun 21, 2007
Messages
147
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,296
Activity points
1,812
calliste said:
Hi every body,
I have designed a 10 bits DAC with cadence schematics, and I want to obtain its INL and DNL. How can I do this quickly?? is it possible with Cadence or Do I need To use other software???

thanks a lot for your help.
scan you pattern.
 

ashish_chauhan

Full Member level 5
Joined
Sep 2, 2007
Messages
266
Helped
48
Reputation
96
Reaction score
9
Trophy points
1,298
Activity points
2,674
Being 3-bit You canget results by manual inspection of output... but say for higher number of bits... get the difference between ideal and actual outputs and process with matlab...
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top