How to simulate a EDIF schematic netlist?

[nbuzs]

I don't know if there is a tool could I use to simulate a EDIF file?

so how to add stimules? where to see waveforms?

 

[skyfaye]

You mean verilog simulation right? If so, then at the synthesis step where you generate the edf file, there should be an option to generate the equivalent verilog netlist too. After you get the netlist, compile it, along with the FPGA/ASIC library files. You can search this forum for post-synthesis simulation to get more info.

- Hung

 

[nbuzs]

Thanks!
You suggestion should be a way.
While I wonder if there is a way to simulate a EDIF netlist directly?

 

[ljxpjpjljx]

why you want to do it ? the edif netlist is not used very commonly!