Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to simulate a dds core generated in xilinx in model sim

Thread starter udumudi
Start date Dec 2, 2012

Status: Not open for further replies.

Dec 2, 2012

#1

U

udumudi

Newbie level 1

I want how to simulate a dds core generated(xilinx ise) in modelsim and check out the output waveform?

Dec 2, 2012

#2

FvM

Super Moderator

Staff member

If you want, you'll enable generation of simulation models in the core generator.

Status: Not open for further replies.

Similar threads

K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
S
how to set global include in synplify, like vivado "set global include"
- Started by skyworld_cy
- Dec 21, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
Error when trying to refer to components generated by "for .. generate" loop VHDL
- Started by FlyingDutch
- Jul 16, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top