Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to set timing exceptions on specific clock domains

Status
Not open for further replies.

woshicloud

Newbie level 5
Joined
Aug 3, 2010
Messages
9
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,330
for example, when I setting multi-cycle path -from DFF0 -to DFF1;
but DFF0 has two clock source CLK0A and CLK0B and DFF1 has two clock source CLK1A and CLK1B.
I just want to set CLK0A-DFF0 to CLK1B-DFF1 as multi-cycle and do not want to set timing exception on other cases.
How can I write the exception?
please help!
 

I don't have access to the manual , but does it have -through option ?
-from [get_clocks CLK1] -through [get_pins DFF0/Q] -through [get_pins DFF1/D] -to [get_clocks CLK2]
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top