Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to set NoTimingCheck on a single instance in NC-Verilog

Status
Not open for further replies.

bgpradeep

Junior Member level 2
Joined
Aug 17, 2005
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,478
Hi,

I would like to know how i can set No Timing check on a specific instance and to ignore only the recovery time check or only hold time check on this instance in NC-Verilog?

Thanks..
 

Thanks for the reply..this method will work but i wanted to find a different way so that i don't have to modify the SDFfile everytime a new one is created...
 

you can add the "PATH instance hierarichy -tchek " in a file , then using notiming check option to read this file!
 

If you use Design Compiler you can use "set_annotated_delay" command in your script to generate zero delays in automatic mode.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top