Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to select the clock buffers in clock tree specification file?

Status
Not open for further replies.

biju4u90

Full Member level 3
Joined
Dec 10, 2014
Messages
172
Helped
3
Reputation
6
Reaction score
3
Trophy points
18
Activity points
1,437
In a discussion in this forum 3 years ago, it is seen that small size clock buffers will cause more delay and ocv issues whearas large ones consume more area and congestion. Somebody told to use medium sized buffers for clock tree whearas somebody else asked to use buffers with alternate drive strength! This is the link of the old discussion.

https://www.edaboard.com/threads/259845/

So..how should we select the clock buffers or inverters for CTS? Should we create the clock specification file by selecting all the available clock buffers and inverters or should we select them selectively?
 

artmalik

Full Member level 5
Joined
Mar 13, 2013
Messages
255
Helped
89
Reputation
178
Reaction score
87
Trophy points
1,308
Location
San Diego
Activity points
2,997
The choice of cells for clock tree is usually done according to the following
a) Balance of the rise/fall times of the inverters/buffers. If there is imbalance(determined by the tool), the tool rejects that cell.
b) The decision on buffer vs inverters was debate in older technologies....the newer technologies it is inverters.
c) inverters will be chosen by the tool because the new technologies(20nm,16nm....) .....
........ Nowadays it is not an important question anymore.... inverters+ tool decisions(cadence/synopsys) are smart enough to do the job
 

biju4u90

Full Member level 3
Joined
Dec 10, 2014
Messages
172
Helped
3
Reputation
6
Reaction score
3
Trophy points
18
Activity points
1,437
Suppose, in my library, there are 10 clock inverters available. Should I include all those clock inverters in the clock specification file or should I select a few among them? What is the criteria for selection of inverters in clock specification file? Is it like include all the available clock inverters in the clock specification file so that the tool selects the required ones intelligently for CTS?
 

artmalik

Full Member level 5
Joined
Mar 13, 2013
Messages
255
Helped
89
Reputation
178
Reaction score
87
Trophy points
1,308
Location
San Diego
Activity points
2,997
You don't need to do "any selection" of inverters.....if you are using cadence/synopsys tools you will be fine. There is no need to anything special. The tool will take care of it, you will see that the usage will be towards high drive strength of the inverters. Tools are smart enough to do all this.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top