Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to route two matching signals in Encounter?

Status
Not open for further replies.

scscsc

Junior Member level 2
Joined
Apr 20, 2010
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,464
Hi everyone,

In my design, I have some special pairs of wires. The two signals in each pair should be totally matching with each other, having the same transmission delay like "differential signals". Is there any commands that I could use as timing constraint or routing options in Encounter? Thanks
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
355
Reputation
710
Reaction score
328
Trophy points
1,363
Location
Marin
Activity points
8,522
For the delay himself, you could constraint that by SDC, or at least report them during STA.

in Encounter, you could constraint the routing, to be sheilded, same lenght...
 

scscsc

Junior Member level 2
Joined
Apr 20, 2010
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,464
For the delay himself, you could constraint that by SDC, or at least report them during STA.

in Encounter, you could constraint the routing, to be sheilded, same lenght...


Thanks rca,
To explain my question in detail. I have an example, the output pin of block A (out_A) is connect to inputs of 10 cells B1-B10 (in_B1, in_B2... in_B10), all these connections between out_A and in_B* are actually one net in the netlist, in other words, they share the same net name. Now another block C is connected to the other input of B10 (out_C connected with in2_B10). I just want the two wires out_A and out_C arriving at block B10 at the same time.

It seems to me that constraints for sheilding and matching are over nets, so if I add constraints on out_A net, the constraints will be on all wires from A to B1...B10. But I don't need a balanced distribution of out_A to all ten B cells. Can we add constraints from pin to pin instead of on nets? something like

delay_of_wire (from out_A to in_B10) = delay_of_wire (from out_C to in2_B10)
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
355
Reputation
710
Reaction score
328
Trophy points
1,363
Location
Marin
Activity points
8,522
Yes you could add constraints from pin to pin.
but you want the same delay or both signals arrive at same time?
 

scscsc

Junior Member level 2
Joined
Apr 20, 2010
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,464
Yes you could add constraints from pin to pin.
but you want the same delay or both signals arrive at same time?

sorry, I want the same delay. How can I add constraints from pin to pin? and also shield the two wires from pin to pin
 
Last edited:

erum90

Newbie level 1
Joined
Nov 4, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
4
Hello all why prime Time is called a sign off tool...i mean why people prefer prime time why don't they beleive in soc encounter timing..
 

scscsc

Junior Member level 2
Joined
Apr 20, 2010
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,464
Hello all why prime Time is called a sign off tool...i mean why people prefer prime time why don't they beleive in soc encounter timing..
yeah, but I don't have a choice :(
you know how to add timing constraints from pin to pin to have the same delay for two wires?
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top